In this work, we explore for the first time dual-material gate (DMG) and inverse DMG devices for suppressing the random-dopant (RD)-induced characteristic fluctuation in 16 nm metal-oxide-semiconductor field-effect-transistor (MOSFET) devices. The physical mechanism of suppressing the characteristic fluctuation of DMG devices is observed and discussed. The achieved improvement in suppressing the RD-induced threshold voltage, on-state current, and off-state current fluctuations are 28, 12.3, and 59%, respectively. To further suppress the fluctuations, an approach that combines the DMG method and channel-doping-profile engineering is also advanced and explored. The results of our study show that among the suppression techniques, the use of the DMG device with an inverse lateral asymmetric channel-doping-profile has good immunity to fluctuation. #
Introduction
The minimum feature size of metal-oxide-semiconductor field-effect transistors (MOSFETs) has been rapidly scaled down, and the variability leading to line edge roughness, 1, 2) the granularity of polysilicon gates, [3] [4] [5] and random discrete dopant effects now substantially affects MOSFET characteristics. Various effects of randomness resulting from the random nature of manufacturing processes, such as ion implantation, diffusion, and thermal annealing, 16) have induced significant fluctuations in the electrical characteristics of nanoscale MOSFETs. The number of dopants is on the order of tens in the depletion region in a nanoscale MOSFET, whose effect on device characteristics is large enough to be distinct. Various random dopant effects have recently been studied using both experimental and theoretical approaches. The fluctuations in characteristics are caused not only by a variation in average doping density, which is associated with the fluctuation in the number of impurities, but also by a particular random distribution of impurities in the channel region. Recently, fluctuationrelated issues in semiconductor devices and circuits [27] [28] [29] [30] indicate that random-dopant (RD)-induced threshold voltage (V th ) fluctuation has become a crucial problem with today's MOSFET devices. The suppression of RD-induced V th fluctuation is thus urgent for 16 nm device technologies. The dual-material gate (DMG) has recently been proposed to improve MOSFET performance. 31) However, the effects of random dopants on MOSFET devices with a DMG structure have not been studied yet.
In this work, we explore the effectiveness of the use of DMG and inverse DMG devices for the suppression of RD-induced characteristic fluctuation in 16 nm MOSFET devices. To explore such fluctuations, a large-scale threedimensional (3D) ''atomistic'' device simulation is performed by solving a set of quantum-mechanically corrected drift-diffusion equations by the density gradient method [32] [33] [34] [35] using our parallel computing system. [36] [37] [38] On the basis of the effect of the dopant position inside the channel region, we investigate the fluctuation suppression of DMG and inverse DMG devices; consequently, the physical mechanism of the fluctuation suppression is disclosed and discussed.
The results of this study show that devices with a DMG structure possess interesting fluctuation suppression. Note that lateral asymmetric channel (LAC) and inverse LAC (inLAC) devices have also been reported in our recent work 39) for suppressing RD-induced characteristic fluctuation. Therefore, except for the proposed DMG approach in this work, by simultaneously integrating the channel-dopingprofile engineering technique 39) in the device's channel doping profile, techniques for fabricating DMG devices with an LAC and inLAC, which exhibit good effectiveness of fluctuation suppression, are further explored. This paper is organized as follows. In x2, we introduce the analytical technique used for studying the RD effect in 16 nm MOSFET devices. In x3, we report our result and examine the effectiveness of fluctuation as determined by various approaches. Finally, we draw our conclusions and suggest future works in x4.
Simulation Technique
The control device here has a titanium nitride/hafnium silicon oxynitride (TiN/HfSiON) gate stack of 0.8 nm effective oxide thickness. The gate length and width are both 16 nm, and the work function (WK) is 4.52 eV. Outside the channel, the doping concentrations of the source/drain and background are 1:045 Â 10 20 and 1 Â 10 15 cm À3 , respectively. In the channel region, to consider the effects of the random fluctuations in the number and location of discrete channel dopants, 1327 dopants are first randomly generated in a 96 Â 96 Â 96 nm 3 cube, in which the equivalent doping concentration is 1:5 Â 10 18 cm À3 , as shown in Fig. 1(a) . The 96 Â 96 Â 96 nm 3 cube is then partitioned into 216 subcubes of 16 Â 16 Â 16 nm 3 . The number of dopants may vary from 0 to 14, and its average is 6, as shown in Figs. 1(b) and 1(c), respectively. The 216 subcubes are then equivalently mapped in the channel region of the explored device for 3D ''atomistic'' device simulation with discrete dopants, as shown in Fig. 1(d) . The device simulation is performed by solving a set of 3D densitygradient equations coupled with the Poisson equation as well as electron-hole current continuity equations. 17, 18, 22, 34) The characteristic fluctuation of devices was validated with respect to experimentally measured data to ensure the highest accuracy. 18) Without loss of generality, the explored DMG and inverse DMG devices, as shown in Fig. 1(d) , have a 16 nm gate and a 1:5 Â 10 18 cm À3 equivalent channel doping concentration. In the DMG device, the WKs at the source and drain sides are denoted as WK1 and WK2, respectively, and WK1 > WK2. The inverse DMG device is designed accordingly, and WK1 < WK2. The gate materials were molybdenum nitride (MoN), titanium nitride (TiN), and tantalum (Ta), whose distributions of grain orientation and WK are summarized in Fig. 1(e) . 31) V th for each device is calibrated to 250 mV for our following examinations, in accordance with the 2007 ITRS Roadmap for low-operatingpower applications.
Results and Discussion
A device with a high WK near the source or drain side may induce relatively high intrinsic electrostatic potential barriers for both the on-and off-states, as shown in Figs As can be seen in the plot in Fig. 7(a) , the DMG device shows an abrupt potential step in the middle of the channel. This abrupt potential step mainly comes from the difference in WK between the different gate materials, and the potential profile of the DMG device results in a locally enhanced lateral electric field inside the channel. For the plot in Fig. 7(b) , the control device attains its maximum electric field near the drain, similarly to in a classical electric field profile. However, the DMG device studied has the peak electric field inside the channel as well as near the drain. A locally generated electric field inside the channel results in a relatively high carrier velocity, where Fig. 7(c) shows the velocity profiles along the channel direction. Therefore, the DMG device has a larger I on at a similar I off than the control device, as shown in Fig. 7(d) .
The effects of the random dopant number and position on the DC characteristics of the DMG and control devices are confirmed from results of our recent work, 18) as shown in Figs. 8(a)-8(d) . The increase in dopant number with the equivalent channel doping concentration substantially alters V th , I on , and I off . Additionally, the position of random dopants induces rather different fluctuations in characteristics in spite of the same number of dopants used, as shown in the inset of Fig. 8(d) . Finally, Table I shows a summary of the results obtained using different suppression techniques for devices with the DMG structure; compared with those obtained in our recent studies, 18 ,39-41) the achieved improvements of the DMG structure for suppressing RD-induced V th , I on , and I off fluctuations are 28, 12.3, and 59%, respectively.
Devices showing the LAC and inLAC doping profiles have been reported in our recent work 39) on the suppression of RD-induced characteristic fluctuations, where the DC and AC characteristics were examined and compared for 16 nm MOSFET devices and circuits. We observed in that work that a device with dopants near the drain end exhibits less characteristic fluctuations owing to the well-controlled major fluctuation source of the gate-drain capacitance. 39) Therefore, to further suppress the fluctuation, the channelengineering techniques of the LAC and inLAC together with the DMG approach are advanced for the 16 nm devices studied. The adopted near-source-end doping profile implemented with the DMG (i.e., DMG + LAC) device and the near-drain-end channel doping profile implemented with the DMG (i.e., DMG + inLAC) device are shown in Figs. 9(a) and 9(b) , respectively. In order to estimate the combined effect for the proposed approaches, both methods are also intensively simulated. Only half of the channels are 3 ) and mapped into the drain end (or source end) of the channel region for discrete dopant simulation. The number of dopants in the subcubes may vary from zero to 14 (average, 6), as shown in Figs. 9(c) and 9(d).
To determine the advantages of the LAC and inLAC devices, 42, 43) the simulated I D -V G characteristics of the nominal control, DMG, DMG + LAC, and DMG + inLAC devices are examined, as shown in Fig. 10 . We observe that the characteristics of the DMG, DMG + LAC, and DMG + inLAC devices are superior to those of the control sample. In addition, the I on of the DMG + LAC device is better than those of the DMG and DMG + inLAC devices, as shown in Fig. 11 . Fortunately, the nominal DMG + inLAC device not only has a large I on compared with the control device owing to the inLAC device gaining a high carrier velocity from the structure of the DMG, but also shows a small RD-induced V th fluctuation (about 48.8% improvement, relative to that of the control sample, has been estimated similarly). The suppressions result from the channel doping profile and the gate electrode of the DMG + inLAC device. Therefore, the calculated improvement of RD-induced characteristic fluctuation for the DMG + inLAC device has more than one clearly dissimilar aspect: one is based mainly on the well-controlled major fluctuation source of the gate-drain capacitance in the inLAC channel and the other is the small potential deviation in the DMG, as discussed in x3.
Conclusions
We have studied the DMG and inverse DMG techniques for suppressing RD-induced characteristic fluctuations for 16 nm MOSFET devices. The use of a device with the DMG structure is an effective means of reducing DC characteristic fluctuations, compared with that of the inverse DMG and control samples. The suppression of the RDinduced characteristic fluctuations of the DMG + inLAC device was also explored. This study has provided insight into the design of gate-and channel-engineering techniques for suppressing RD-induced characteristic fluctuations and has shown a design trade-off between performance and fluctuation. The suppression of the AC characteristic fluctuations of the devices studied is under investigation. We are currently conducting sample fabrication and measurement to evaluate this technique. 
